

PERFORMANCE ANALYSIS OF NANO ELECTRONIC SINGLE ELECTRON TRANSISTOR BASED 8-BIT A/D CONVERTERS

K.Rathnakannan, P. Vanaja Ranjan
 Department of Electrical and Electronics Engineering,
 College of Engineering, Anna University, Guindy, Chennai, India
 E-mail: ckrkannan@yahoo.co.in

ABSTRACT

A thorough study on the performance of eight bit Analog-Digital converters based on single electron transistors has been done in this paper. The Single Electron Transistors are smaller in size, operate at a greater speed and have low power consumption when compared to CMOS. Three methods of Analog to Digital Conversion techniques Complementary Single Electron Tunnelling Transistor, Periodic Symmetric Function, SET/MOS hybrid using Single Electron Transistor have been discussed for Eight bit operation. A comparison of these methods quantitatively and qualitatively has also been presented.

Keywords: analog-digital conversion, metal-oxide-semiconductor, nano electronics, ULSI, single-electron transistor, SPICE.

INTRODUCTION

The ultimatum of current trends in the surface of designers in the field of electronics in size is the major challenge to appeal and for integration [1]. In the process of continuing implementation in the miniaturization of integrated circuits, it is possible that the present micron-scale measures will be replaced with nanometer scale. Nano electronics is an advanced innovation in technology where few electrons are sufficient to define a logic state instead of that defined by millions of electrons in the ongoing trends defining CMOS [2] technology.

Single electron transistor, which is a nano device, provides excellent potential for future Ultra Large Scale Intyegrated(ULSI) circuits due to the reasoning for low power consumption and size scalability integration [3]. Moreover, the analog and digital converters are essential trunk of system-on-chip (SOC) products as it bridges the gap between the analog physical construct and the digital logical construct.

A single-electron transistor [4-8] consists of a small conducting island coupled with source and drain, leads by tunnel junctions, and capacitively coupled to one or more gates. The symbol of a SET is shown in Fig. 1 and the equivalent electrical circuit is shown in Fig. 2. The voltage of the island is the function of number of electrons on the island




Figure 1: SET Symbol




Figure 2: SET Equivalent Circuit




Figure 3: V- I Characteristics

The V-I Characteristics of the SET is shown in fig: 3. The zero part of the curve indicates coulomb blockade where no tunneling takes place and as the bias voltage is applied, the electrons tunnel through the island from the source to the drain. Analog and digital signal conversion is necessary in modern signal processing systems. The development of ULSI circuits promotes the analog–digital conversion (ADC) to develop in the direction of high integration density, high speed, and low power dissipation[9-10]. The ADC circuits based on the single-electron transistor (SET) have the potential advantages of high integration density, low power dissipation, and high speed. This paper analyses three novel schemes for obtaining high resolution, high speed and low power ADC circuits. Some research groups have proposed several kinds of ADC and DAC circuits based on SET [16,22].Xiaobin Ou and Nan-Jian Wu [16] have presented A/D conversion and D/A conversion that consists of SET and MOS hybrid circuits. They have simulated 3-bit ADC and 2-bit DAC.Hiroshi Inokawa [12] has proposed merged SET and MOS devices that serve as a universal literal gate and quantizer. Based on the universal literal gate they have discussed its application to A/D conversion. C.H. Hu, S.D Cotofana [20] have presented a D/A conversion circuit based on (SETT) Single Electron Tunneling Transistor that fully utilizes the coulomb blockade effect.

The ADC and DAC circuits consist of single-electron junctions, SETs, and turnstile circuits. Though they have shown good conversion characteristics and much low power dissipation, there are some common problems that the load capability and signal swing of the ADC circuits for higher bit operation are too small, it is difficult to use them in practice. This paper discusses some issues related to the resolution, the operating speed and the power dissipation of the ADC circuits and contributes only to the performance analysis for advancing the implementation of A/D conversion circuits using SET for eight bit operations. The SPICE macro-modeling [11,13,14]of the SET is used for simulating ADC circuits. Finally, the main results are summarized

A/D CONVERTER CIRCUIT USING CSET

A.Complementary Single Electron Tunneling Transistor

The schematic shown in Fig: 4 is known as the Tucker inverter. According to [19] it is possible to get a square-wavelike output signal having about 50% duty ratio. In the first half period, when $q_{out}=e$ in the initial state, the

lower SETT will turn on and one electron is transported to the ground and the transportation of more electrons is prohibited by the coulomb blockade. When $q_{out}=0$, the output will be kept stable by the coulomb blockade. In the other half period, when $q_{out}=0$ in the initial state, the upper SETT will turn on and one electron is transported to output capacitor and the transportation of more electrons is prohibited by the coulomb blockade. Thus a square wave output




Figure 4: Schematic of CSETT

with 50% duty ratio is obtained. According to [9], the boundaries between stability and instability for '0'K approximations of CSETT are as follows:

$$-e(n+1/2)+q_0=C_G(V_D-V_G)+C_2V_D+C_B(V_D-V_B) \quad (1)$$

$$e(n-1/2)-q_0=C_G(V_D-V_G)-C_2V_D+C_B(V_D-V_B) \quad (2)$$

$$e(n-1/2)-q_0=C_GV_G+C_1V_D+C_BV_B \quad (3)$$

$$-e(n+1/2)+q_0=-C_GV_G-C_1V_D-C_BV_B \quad (4)$$

where, C1-Capacitance of the tunnel junction 1 in aF, C2- Capacitance of the tunnel junction 2 in aF, q_0 - Random background charge, C_G - Capacitance of the gate terminal in aF, C_B - Capacitance of the back gate in aF, V_G -Gate input voltage, V_B - Back gate voltage, V_D - Drain voltage, e - electronic charge and n - number of electrons.

On solving the upper SETT boundary conditions for $n=0$, from equations (2) and (4) we obtain,

$$V_D = \frac{e}{2(C_G+C_B+C_1+C_2)} \quad (5)$$

$$V_D = \frac{-C_GV_G}{C_1} + \frac{e}{2C_1} \quad (6)$$

Then to keep the upper SETT closed in one half period and open in the other half period when the V_{DS} keeps constant, V_D has to be set as follows:

$$V_D = \frac{e}{2(C_G+C_B+C_1+C_2)} = \frac{-C_G(V_G + e/2C_G)}{C_1} + \frac{e}{2C_1} \quad (7)$$

where, C1-Capacitance of the tunnel junction 1 in aF, C2- Capacitance of the tunnel junction 2 in aF, C_G - Capacitance of the gate terminal in aF, C_B - Capacitance of the back gate in aF, V_G - Gate input voltage, V_D - Drain voltage and e - electronic charge. By solving the equation (7) we get

$$V_D = \frac{e}{2(C_G+C_B+C_1+C_2)} \quad (8)$$

For the lower SETT, $V_D \ll e/C_L$

So,
$$C_L = e/V_D = 2(C_G+C_B+C_1+C_2) \quad (9)$$

Based on the CSETTs (Complementary Single Electron Tunneling Transistor) structure [9], an n bit ADC architecture as depicted in Fig. 5 It consists of a capacitive divider and n pairs of complementary SETTs.




Figure 5: Architecture of ADC

First, the input signal V_{in} is divided into $V_{in}/2^i$, $i = 0, 1, 2 \dots n-1$, by the capacitive divider, then it is encoded into the corresponding binary output signals by the CSETTs.

Table 1: 8-bit ADC using CSETT-analog input and digital output

Input voltage in mV	Digital output voltage							
	D7	D6	D5	D4	D3	D2	D1	D0
0 - 5.07	0	0	0	0	0	0	0	0
5.08 - 10.16	0	0	0	0	0	0	0	1
10.26 - 15.24	0	0	0	0	0	0	1	0
20.3 - 25.35	0	0	0	0	0	1	0	0
40.6 - 45.63	0	0	0	0	1	0	0	0
81.2 - 86.19	0	0	0	1	0	0	0	0
162.24 - 167.31	0	0	1	0	0	0	0	0
324.48 - 329.55	0	1	0	0	0	0	0	0
648.96 - 654.03	1	0	0	0	0	0	0	0
1293 - 1297.92	1	1	1	1	1	1	1	1

B. SIMULATION RESULTS OF ADC CIRCUIT USING CSETT

The simulation results for 8-bit CSETT ADC have been obtained in Spice Software, the macro model for the CSETT block has been used to simulate the results.. In Fig.6 the first waveform is the input ramp voltage, the rest of the waveform show the output D0, D1, D2, D3, D4, D5, D6 and D7. The input voltage is 1.3V, so the Resolution is $1.3/256=5.07\text{mv}$. The tabulation of the input ramp voltage and the digital output voltage is shown in Table I.




Figure 6: Simulation results of 8-bit CSETT- ADC

A/D CONVERSION USING PSF (PERIODIC SYMMETRIC FUNCTION)

A. PERIODIC SYMMETRIC FUNCTION

A Periodic Symmetric Function (PSF) $F_p(x)$ is a symmetric function for which $F_p(x) = F_p(x+T)$, where T is the period. Any PSF can be completely characterized by T , the value of its period, and a, b , the values of X corresponding with the first positive transition and the first negative transition, as displayed in Fig.7 Given the periodic transfer function of the SET transistor, we can design a PSF block that can compute any PSF[21] using a single SET transistor as a basis. The period of the SET transistor’s transfer function can be adjusted to T by varying the value of the gate capacitor C_g . Likewise, the drain-source voltage V_{ds} determines the part of the function period in which $I_d > 0$ i.e., the length of the $[a, b]$ interval. Finally, a coactively coupled bias voltage similar to that used for the CMOS-type inverter can translate the transfer function over the X axis in order to place the $[a, b]$ intervals in the required positions.




Figure 7: Periodic Symmetric Function $F_p(x)$

A PSF block can be implemented using a SET electron trap (C_c and C_j) in combination with a SET inverter Fig.10 The electron trap has a triangular periodic transfer function. The electron trap and the transfer function are shown in Fig 8 and Fig.9 respectively. The inverter, in this case, acts as a literal gate and transforms the triangular transfer function into a rectangular shape.




Figure 8: Electron trap




Figure 9: Electron trap - periodic transfer function

The SET inverter behaves as a literal gate and transforms its input signal (within a limited range) to either logic '0' or logic '1'. The inverter is modified such that it has two inputs.




Figure 10: PSF block

One of its inputs is attached to a bias voltage V_b . The bias voltage is set such that the inverter is close to its switching point. The output of the electron trap serves as the second input to the modified inverter block. If the output of the electron trap is negative, the inverter interprets the combined input of the electron trap and the bias voltage as logic '0' and its output becomes '1'. Likewise, if the output of the electron trap is positive, the inverter interprets the combined input of the electron trap and the bias voltage as logic '1' and its output becomes '0'. According to [12] $V = qe/\alpha C$, $a = qe/\alpha C$, $b = e/\alpha C$ and $T = 2qe/\alpha C$. Assuming $\alpha = 100$ we find $C_c = 50C$. The maximum amplitude of the electron trap is determined by the total capacitance attached to node t . Choosing $C_{\Sigma t} = \alpha C$ results in a maximum signal amplitude $V_{max} = qe/\alpha C$. The Fig.11 is a 8-bit analog to digital circuit using PSF block. The input voltage is V and the outputs are 8 binary signals $d_0, d_1, d_2, d_3, d_4, d_5, d_6$ and d_7 . The ADC needs 8 PSF blocks designed in such a way evaluate an output signal d_i . For all the PSF blocks the value of $b = 2a$, $T = 2a$, and $a_i = 2^i$ for $d_i, i = 0, 1, 2, \dots, 7$.

B. SIMULATION RESULTS OF ADC USING PSF BLOCK

The macro model for the PSF block has been used to simulate the results. In order to increase accuracy, higher order resolution, 8-bit ADCs using PSF block have been done. In Figure12 the first waveform is the ramp input voltage, the second, third, fourth, fifth, sixth, seventh, eighth and ninth waveform show the output $D_0, D_1, D_2, D_3, D_4, D_5, D_6$ and D_7 respectively. The input voltage is 1.6mV and the resolution $(=1.6 / 256) = 0.00625$ mv. The tabulation of the input ramp voltage and the digital output voltage is shown in Table II

A/D CONVERSION USING SET/MOS HYBRID CIRCUIT

A. SET/MOS hybrid circuit

The schematic of a periodic literal circuit is shown in Figure 13, which consists of a SET, a MOSFET and a constant current (CC) load I_0 . The SET has an input gate The MOSFET with a fixed gate bias




Figure 11: a 8-bit analog to digital circuit using PSF block

Table 2: 8-bit PSF-ADC analog input and digital output

Input voltage in mV	Digital output voltage							
	D7	D6	D5	D4	D3	D2	D1	D0
0- 0 . 00625	0	0	0	0	0	0	0	0
0. 00626- 0. 0125	0	0	0	0	0	0	0	1
0 . 0126 - 0.01875	0	0	0	0	0	0	1	0
0.025 - 0.03125	0	0	0	0	0	1	0	0
0. 0501-0.05625	0	0	0	0	1	0	0	0
0.101- 0.10625	0	0	0	1	0	0	0	0
0.201 - 0.20625	0	0	1	0	0	0	0	0
0.4 - 0.40625	0	1	0	0	0	0	0	0
0.8 - 0.80625	1	0	0	0	0	0	0	0
1.59375 - 1. 6	1	1	1	1	1	1	1	1




Figure 12: Results of 8-bit ADC using PSF block.

V_{gg} is used to keep the SET drain voltage almost constant at $V_{gg}-V_{th}$, Where V_{th} is the MOSFET threshold voltage. When CC load is connected and the increasing drain current crosses the load line of I_0 , the output voltage switches from high to low. When the decreasing drain current crosses the load line, the output voltage switches from low to high value. This universal literal gate [11] is used to design the ADC.




Figure 13: Schematic of Universal Literal Gate consisting of SET and MOSFET Hybrid circuit and its characteristics.




Figure 14: Basic block of ADC using SET/MOS hybrid circuit.

The block diagram of the ADC [16] using SET/MOS hybrid circuit is shown in the Fig. 14. The ADC consists of a sampling and holding circuit block (Quantizer), a signal divider circuit block, and an analog–digital signal conversion (ADC) unit block which is the universal literal gate. The sampling and hold circuit is known as the quantizer. A ramp, sinusoidal or triangular etc. input is fed at V_{in} and the gate of MOSFET1 is fed with short clock pulses. The transfer characteristic is obtained as shown in Fig. 17. The analog input signal is inputted to the sampling and holding circuit (Quantizer) first and then is divided by the signal divider into n signals

whose amplitudes are weighted by the ratio factors of $1/2^i$ where $i= 0,1,2,3,\dots,7$. Finally, the analog signals are converted into the n-bit digital signal D0, D1, D2...D7 by the ADC circuit units.




Figure 15: Quantizer

The sampling and holding circuit block consists of a MOS switch transistor and a capacitor. The signal divider block consists of a capacitor net, which produces discrete analog signals with weight coefficients $1/2^i$, $i= 0, 1, 2, 3,\dots,7$. The ADC unit block consists of 8 basic universal literal gates that convert the discrete analog signals into 8-bit digital signal simultaneously.

B.SIMULATION RESULTS OF ADC USING SET/MOS HYBRID CIRCUIT

In Fig:17. the first waveform is the ramp input voltage; thesecond waveform shows the quantized output. The input voltage is 0.2V ,Vgg=1.08V and $I_0=4.5nA$. The parameters of SET are: $C1=C2=0.18aF$, $Cg1=0.27aF$, $R1=R2=100k$.




Figure 17: Quantizer output.

Table 3:8-bit ADC using SET/MOS hybrid circuit

Input voltage in mV	Digital output voltage							
	D7	D6	D5	D4	D3	D2	D1	D0
0 - 0.781	0	0	0	0	0	0	0	0
0.782 - 1.564	0	0	0	0	0	0	0	1
1.565 - 2.343	0	0	0	0	0	0	1	0
3.124 - 3.905	0	0	0	0	0	1	0	0
6.248 - 7.029	0	0	0	0	1	0	0	0
12.496 - 13.27	0	0	0	1	0	0	0	0
24.992 - 25.77	0	0	1	0	0	0	0	0
49.984 - 50.76	0	1	0	0	0	0	0	0
99.968 - 100.7	1	0	0	0	0	0	0	0
199.155 – 200	1	1	1	1	1	1	1	1




Figure 18: Response of 8-bit SET/MOS hybrid circuit




Figure 16: Schematic of 8 bit SET/MOS Hybrid circuit.

The tabulation of the input voltage and the digital output voltage is shown above in Table III. Resolution is $0.2 / 64 = 0.781 \text{ mV}$

V PERFORMANCE COMPARISON

The comparison of ADC methods for a 8-bit conversion is presented in Table IV. The conversion rate for the ADC depends on the RC charge and discharge process. The maximal switching speed of SET circuits is determined by its RC time constant. If R_T is $100k$ and a CTJ is $100aF$. This means that the RC time constant equals 10 ps . [13]. The size, speed and power consumption of ADC using CMOS is from [9]. For an 8-bit ADC circuit realized with CMOS one would require 8^2-1 components[10] but when the ADC is realized using universal literal gate, it requires only 10 MOS transistor and 9 SET components, So the conversion rate of SET/MOS hybrid ADC is faster. But CSETT and PSF schemes employ only 16 SET Components and a few capacitors, because of this the charging and discharging time of these two ADC circuits are very less, hence conversion speed of CSETT and PSF ADC circuits are equal and faster than CMOS and SET/MOS hybrid techniques. Based on the power consumption and resolution, the PSF technique is most advantageous. One of the draw back of Single electron transistor is that it has very low gain, to compensate this SET will need to combine with MOS transistor and it appears that CMOS and SETs are rather complementary, SET has low-power consumption and has new functionality while CMOS advantages like voltage gain and input impedance.

Table 4: Comparison of ADC Methods for an 8-BIT Conversion

	CMOS	CSETT	PSF	SET/MOS Hybrid
Size	63 MOS Trans.	16 SETs and 12 Capacitors	16 SET and 8 tunnel junctions	10 MOS, 9 SET and 9 capacitor
Speed	250 MHz-1GHz	Approx. 10GHz	Approx. 10GHz	5-10GHz
Power Consumption	In range of mW	Approx. 0.6nW	Approx. 0.5nW	12 nW
Resolution	0.0195 V	5. 07 mv	0. 00625 mv	0.781 mv

CONCLUSION

In this paper, three different approaches for 8 bit ADCs based on Single Electron transistor have been analyzed. The simulation results for all the circuits have been obtained in the SPICE software using the macro model coding of SET. Quantitative and qualitative analysis have been done for the ADC methods. It is evident from the analysis and comparisons that for high resolution ADC based on SET-PSF show faster conversion rate and consume very low power hence it is the most advantageous.

REFERENCES

- [1] Ken Uchida et.al. (2003) Programmable Single-Electron Transistor Logic for Future Low-Power Intelligent LSI: Proposal and Room-temperature Operation, IEEE transactions on Electron Devices **50**(7): 1623–1630
- [2] Y. Taur, D.A. Buchanan, W. Chen, D. Frank, K. Ismail, S. Lo, G. Sai-Halasz, R. Viswanathan, H. Wann, S. Wind, and H. Wong, (1997) CMOS scaling into the nanometer regime, Proc. IEEE, **85**: 486–504
- [3] Technology Roadmap for Nanoelectronics, 2nd ed(2000).
- [4] E. S. Soldatov, et al. (1996) Room temperature molecular single-electron transistor, JETP Ltrs., **64**(4): 556–558,
- [5] K. K. Likharev, (1999) “Single-electron devices and their applications” in Proc. IEEE. **87**: 606–632.
- [6] Rathnakannan.K and Vanaja Ranjan.P, (2007) Binary Coded Decimal Arithmetic Computation using Single Electron Transistor. International J. of Nanotech and Appln. **1**(1): 61-72
- [7] Takahashi, (2002) “Silicon Single-Electron Devices For Logic Applications”, NTT Basic Research Laboratories, ESSDERC, (pp. 61-68)
- [8] N. Asahi, M. Akazawa, and Y. Amemiya, (1998) Single-electron logic systems based on the binary decision diagram, IEICE Trans. Electron., **81**(3): 49–56.
- [9] Clemens Maria Hammerschied, (2000) CMOS A/D converters using MOSFET only R-2R ladder Dissertation, Swiss federal institute of Technology.
- [10] Jincheol Yoo, (2003) A TIQ based CMOS flash A/D converter for system on chip applications, dissertation, Pennsylvania State University.
- [11] Y.S.YU, Y.I.Jung et.al, (1999) Simulation of Single electron transistor/CMOS hybrid circuits using SPICE macro-modeling, Journal of the Korean Physical Society, **35**(6): 991-994.
- [12] Hiroshi Inokawa et.al, “A multiple valued logic with merged Single electron and MOS transistors” NTT Basic Research Laboratories, NIT Corporation.
- [13] K. Uchida, et al., (2000) analytical single-electron transistor (SET) model for design and analysis of realistic set circuits, Japanese. J. Applied Physics, **39**(3): 321–324
- [14] R. van de Haar and J. Hoekstra, (2003) SPICE simulation of single-electron electronics compared to measurement results, in STW - ProRISC - IEEE Workshop.
- [15] Y.-K. Cho and Y.-H. Jeong, (2004) Single-electron pass-transistor logic with multiple tunnel junctions and its hybrid circuit with MOSFETs, ETRI J. **26**(6): 669–672

- [16] Xiaobin Ou and Nan-Jian Wu, (2005) Analog-Digital and Digital-Analog Converters Using Single Electron and MOS Transistors, IEEE transactions on Nano Technology, **4**(6):1641-1649
- [17] C.H.Hu et al, (2004) Digital to Analog converter based on Single Electron Tunneling Transistor, IEE Proceedings on Circuits Devices System. **151**(5): 693-696
- [18] C. H. Hu, J. F. Jiang, and Q. Y. Cai, (2002) A single-electron-transistor-based analog/digital converter," in Proc. IEEE-NANO, (pp. 487–490).
- [19] HU. Chaohong et.al, (2004) Analysis of Analog to Digital Converter based on Single Electron Tunneling Transistors., IEEE Trans.nano, **12**(3): 693-696
- [20] C. Lageweg, S. Cotofana, and S. Vassiliadis, (2001)Digital to analog conversion performed in single electron technology," in Proc. IEEE-NANO, (pp.105-110).
- [21] C. Hu, S. D. Cotofana, and J. Jiang, (2004) Analog-to-digital converter based on single-electron tunneling transistor," IEEE Trans. VLSI Syst., **12**(11): 1209-1213
- [22] J. Y. Le, J. F. Jiang, and Q. Y. Cai, (2001) Design of hybrid SET-CMOS D/A converter, Proc. IEEE international conference **89**(4): 299–302